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ABSTRACT
This paper addresses a new approach to find a spectrum of
information measures for the process of digital circuit syn-
thesis. We consider the problem from the information en-
gine point of view. The circuit synthesis as a whole and
different steps of the design process (an example of deci-
sion diagram is given) are presented via such measurements
as entropy, logical work and information vitality. We also
introduce new information measures to provide better esti-
mates of synthesis criteria. We show that the basic prop-
erties of information engine, such as the conservation law
of information flow and the equilibrium law of information
can be formulated.
1. INTRODUCTION
For three decades history of application of information
theory methods to the design of integrated circuits, many
promising results have been obtained in the following fields:
• machine learning [7];
• entropy based minimization [5];
• testing of digital circuits [1];
• estimation of power dissipation [4];
• other related design problems (influence of types of
logical gates on entropy [2], estimation of logical
work in networks and programs [3]).
All previous results constitute that in information net-
works, of which digital circuits are an integral component,
one deals with a variety of logical operations and com-
plex processes delivering signals before information reaches
the final destination. These information systems seem to
need a new basic theory which helps to understand the
system in its entirety in order to provide a basis for de-
signing the total system. Such a theory was introduced in
[10], and further developed in [11]. In accordance with the
theory, the machines which deal with information can be
generally referred to as information engines which model
the actual information systems. In this paper, we propose
such an interpretation for circuit design which considers be-
haviour of circuit synthesis in the context of information
measures [3, 9]. Hence, entropy is used as a complexity
characteristic in the circuit-design optimization process and
generally in signal processing [6]. Altogether, we describe
a new method of analysis for geometry-based synthesis in
which the main contribution is using information theoretic
measures for calculating parameters of geometry in gate-
level circuit design.
2. PRELIMINARIES AND ASSUMPTIONS
Consider logic representation of a digital circuit in the
form of Boolean function f treated as the mapping
{0,1}n → {0,1}m over the variable set X = {x1, · · · , xn}.
Here, n is the number of variables (inputs), and m is the
number of functions (outputs).
2.1. Information Theoretic Notations
In order to quantify the content of information for a fi-
nite field of events A = {a1, a2, · · · , an} with prob-
abilities distribution {p(ai)}, i = 1, 2, · · · , n, Shan-
non introduced the concept of entropy [9]: H(A) =
−
∑n
i=1 p(ai) · log p(ai), where log denotes the base 2 log-
arithm. For two finite fields of events A and B with prob-
ability distribution {p(ai)}, i = 1, 2, · · · , n, and {p(bj)},
j = 1, 2, · · · ,m, probability of the joint occurrence of
ai and bj is joint probability p(ai, bj), and there is con-
ditional probability, p(ai|bj) = p(ai, bj)/p(bj). The con-
ditional entropy of A given B is defined by H(A|B) =
−
∑n
i=1
∑m
j=1 p(ai, bj) · log p(ai|bj).
In case of logic networks and signal processing, we as-
sume that the sets of values of a function f and arbitrary
variable x are two finite fields [5].
2.2. Gate-level Information Measuring
Let us consider simple gates and their information content in
order to analyze the information transmission through each
Table 1: Information equivalent of primitive gates in bits
Library gates NOT AND OR EXOR
Function f [01] [0001] [0111] [0110]
Maximum input information H(X) 1.0 2.0 2.0 2.0
Output information H(f) 1.0 0.81 0.81 1.0
Gate information measure H(X)−H(f) 0.0 1.19 1.19 1.0
Transmission of information H(f |x) 1.0 0.5 0.5 1.0
gate. The concept of logical work is crucial for information
measures of Boolean networks [3]. We use the following
notation for each gate: the input entropy H(X), and the
output entropy of function f is H(f).
Definition 1 The conditional entropy H(f |x) between ar-
bitrary variable x and the function f is a measure of trans-
mission of information from input x to the output f .
Definition 2 The difference between input and output en-
tropies of a gate,
Igate = H(X)−H(f),
is an information theoretic measure of the gate.
Example 1 For the functionAND we obtain the following
entropy measures: H(X) = −1/4 · log 1/4− 1/4 · log 1/4−
1/4 · log 1/4−1/4 · log 1/4 = 2 bits,H(f) = 1/4 · log 1/4−
3/4 · log 3/4 = 0.81 bits, Igate = 2 − 0.81 = 1.19 bits,
Htrans(f |x1) = Htrans(f |x2) = 0.5 bits.
The information measures of primitive gates are given
in Table 1. Note, the uncertainty of the output of a digital
network is never increased by knowledge of input patterns.
In other words, the digital network does not increase infor-
mation carried by the inputs.
3. INFORMATION ENGINE OF CIRCUIT
SYNTHESIS
Consider an information engine with one input port and one
output port, where the initial description of the logic func-
tion f is converted to output description. Any process done
by the information engine can be considered as a compo-
sition of two types of processes, isentropic process and en-
tropy changing process. Successful (100% functionality)
design is an isentropic process that does not change the
function itself. When we deal with an entropy changing pro-
cess that requires the conversion of input and output combi-
nations or ensembles, we call such a process iso-vitality.
The concept of information engine of gate-level circuit
design is based on the following notation. For every input
description of the logic function f , there exists the logical
NetWork (NW) which converts input ensemble to output en-
semble. Hence, the loss of uncertainty or network infor-
mation can be characterized by INW = Hloss(f |X) =
H(X) − H(f). For each input xi of the logical net-
work, the value of information transmitted to the output f is
Htrans(xi) = H(f |xi).
3.1. Circuit Design as Isentropic Process
Consider a circuit design process as a sequence of steps
which operate with input variable X , and correspond to
network representation of the function f . Let q(f ;NW )
be the logical work required to convert initial description
of f to the network NW via an information engine. The
concept of logical work for digital networks was also dis-
cussed in [3]. The circuit design process is reversible,
i.e., it is possible to produce the initial function description
from the network, which means it is an isentropic process:
H(f) = I(f ;NW ) and I(X ;NW ) = H(X).
For an isentropic process of circuit design, we can use
the information potential measure defined next.
Definition 3 Information Potential is the inferior bound of
quantity of logical work q(f ;NW ) under all possibleNW
design processes,
Q(f ;NW )=Inf [q(f ;NW )] for all possible NW
This is the information potential of logic function f with
respect to network NW .
Another important information concept is,
Definition 4 Information Vitality is the information poten-
tial of an ensembleX with respect to networkNW per unit
of information,
T (NW ) = Q(f ;NW )/H(f)
This is the information vitality equation.
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Figure 1: H-T-Diagram of gate-level circuit design process
The information potential characterizes the cost of final re-
alization of the logic function f , therefore, the search of the
inferior bound of q(f ;NW ) represents a search of the logic
function that will minimize the cost of realization.
The dynamic behaviour of an information engine of
gate-level circuit design can be best described in the entropy
vs. vitality diagram, so called H-T-Diagram (Figure 1). The
design of digital circuit is an isentropic process with respect
to inputs and outputs. Information verification of circuit de-
sign is an iso-vitality process. We can evaluate the loss of
information via construction of a logic network for the ver-
ified function. The synthesis of an information engine for
gate-level circuit design deals with all parts of H-T-Diagram
in addition to information measuring which is an essential
part of the synthesis process.
3.2. Circuit Layout Measuring
We focus in our study on a design process for a specified
geometry style defined over a library L of gates G1, . . . ,
Gt, where t is a total number of gates in the library. We
consider geometry p × q as one of the main components
of the design specification. Note that geometry incorporates
many parameters: the maximal number of p levels, the max-
imal number q of gates in each level of the network, types of
logic gates from the standard logic libraryL, network archi-
tecture (permissible interconnections between cells, levels,
inputs and outputs of the circuit). It is essential to consider
different geometry realizations, and various schemes of as-
signing logic elements to different circuit levels (see, for
example, AND −OR− EXOR networks in [8]).
The main idea of information measuring of a geometry
is to give numerical estimations and establish propositions
for the design parameters. Here we define information ca-
pacity for a gate, a library of gates, and geometry.
We select gates from the cell library L. The information
equivalents of library gates are given in Table 1. We con-
sider Igate as an information capacity of the gate. Here, we
do not take into account the information carried by inputs
and outputs of the network, because such an information
does not influence geometry parameters.
Definition 5 Information capacity IL of a libraryL of gates
G1, . . . , Gt is the entire amount of information capacities
of the gates:
IL =
∑
L
Igate.
Example 2 Given the gate library L =
{NOT ,AND,OR}, information capacity is IL =
Igate (NOT ) +Igate (AND) +Igate (OR) = 2.38 bit.
Definition 6 Information capacity IG of a single cell is the
maximal information capacity of all gates from the given
(fixed) cell library L:
IG = max{Igate} for all gates from library L.
Based on these definitions, we can assume that informa-
tion capacity of p× q geometry over a fixed library L of
gates G1,. . . ,Gt is a composition of information capacities
of the cells:
IGeometry = p · q · IG
Example 3 Given the cell library L =
{NOT ,AND,OR} and a geometry of 2× 2, the in-
formation capacity of cells in the first level is IG = 1.19 bit,
and in the second level is IG = 0.595 bit. The information
capacity of the geometry is equal to IGeometry = 3.57 bit.
We summarize the information measures for different
specifications in Table 2. These measures allow us to make
a priori decision about the efficiency of a geometry.
4. INFORMATION ENGINE OF DECISION
DIAGRAM DESIGN
Here we apply the given above approach to the design
process of Decision Diagrams (DDs). DDs are widely
used graph structures for representation and manipulation
of logic functions in circuit synthesis [8]. The concept of
information engine of DD design is based on the follow-
ing notations. For every input description of the logic func-
tion f , there exist the logical network which converts input
ensemble to output ensemble.
Table 2: Information capacity of geometries
Geometry
{NOT , {NOT , {NOT ,AND,
AND,OR} EXOR} OR, EXOR}
2× 2
IGeometry 3.57 3.00 3.57
3× 3
IGeometry 6.2475 5.2500 6.2475
Consider the design process as a sequence of steps
which operates with variables from X and correspond to
an expansion of the function f [8]. The DD design is re-
versible, i.e. it is possible to produce the initial function
description from DD, in other words, it is isentropic pro-
cess: H(f) = I(f ;DD) and I(X ;DD) = H(X). The
dynamic behaviour of an information engine of DD design
can be outlined in entropy vs. vitality diagram (Figure 1).
We use two information measures: conditional entropy
H(f |DD) and mutual information I(f ;DD), to describe
DD design process. The initial state of this process (no DD
exists) is characterized by the maximal value of the condi-
tional entropy H(f |DD) = H(f), where DD = {⊘,⊘}.
Nodes are recursively attached to DD according top-to-
down strategy. The entropy H(f |DD) is reduced, informa-
tion I(f ;DD) is increased because of each attached couple
(x, ω) contributes its portion of information about the func-
tion. Any intermediate state can be described in terms of
information theory by equation
I(f ;DD) = H(f)−H(f |DD). (1)
We maximize the information I(f ;DD) that corre-
sponds to minimization of entropy H(f |DD), on each step
of decision diagram design.
The final state of DD design is characterized by
H(f |DD) = 0 and I(f ;DD) = H(f), i.e. DD represents
logic function f .
5. CONCLUDING REMARKS
It has been shown that information theory measures of the
circuit design process are useful and give new possibilities
to improve the efficiency of the recently developed tech-
niques. The main contribution of this paper is the inclu-
sion of circuit information content in the design process and
signal propagation in the context of an information engine.
The extension of the recently developed technique of circuit
design includes information quantification of a cell library,
estimation of circuit geometry, and measuring decision di-
agram design. Hence, results obtained with the proposed
technique show that it can be useful for a priori analysis of
circuit synthesis.
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